2Mx32 Mobile SDRAM 90FBGA

(VDD/VDDQ 2.5V/1.8V or 2.5V/2.5V)

Revision 1.5

December 2002



512K x 32Bit x 4 Banks SDRAM **FEATURES**

- 2.5V Power Supply.
- · LVCMOS compatible with multiplexed address.
- · Four banks operation.
- MRS cycle with address key programs.
 - -. CAS latency (1, 2 & 3).
 - -. Burst length (1, 2, 4, 8 & Full page).
 - -. Burst type (Sequential & Interleave).
- · All inputs are sampled at the positive going edge of the system clock .
- Burst read single-bit write operation.
- · DQM for masking.
- · Auto & self refresh.
- 64ms refresh period (4K cycle).
- Extended temperature range (-25°C to 85°C). Industrial Temperature range (-40°C to 85°C) for low power.
- 90balls FBGA(-SXXX -Pb, -DXXX -Pb Free).

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION


The K4S64323LF is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S64323LF-S(D)N/U/P75	133MHz(CL=3) ^{*1} 105MHz(CL=2)		90FBGA
K4S64323LF-S(D)N/U/P1H	105MHz(CL=2)	LVCMOS	Pb
K4S64323LF-S(D)N/U/P1L	105MHz(CL=3)*2		(Pb Free)
K4S64323LF-S(D)N/U/P15	66MHz(CL=2/3)*3		


- -S(D)N; Low Power, Operating Temp: -25°C~85°C.
- -S(D)U; Super Low Power, Operating Temp: -25°C~85°C.-S(D)P; Low Power, Operating Temp: -40°C~85°C.

- 1. In case of 55MHz Frequency, CL1 can be supported.
- 2. In case of 40MHz Frequency, CL1 can be supported.
- 3. In case of 33MHz Frequency, CL1 can be supported.






90-Ball FBGA Package Dimension and Pin Configuration



	<u> </u>											
		90Ba	II(6x15)	CSP								
	1	2	3	7	8	9						
Α	DQ26	DQ24	Vss	Vdd	VDD DQ23 D							
В	DQ28	VDDQ	Vssq	VDDQ	Vssq	DQ19						
С	Vssq	DQ27	DQ25	DQ22	DQ20	Vddq						
D	Vssq	DQ29	DQ30	DQ17	DQ18	Vddq						
Е	VDDQ	DQ31	NC	NC	DQ16	Vssq						
F	Vss	DQM3	А3	A2	DQM2	VDD						
G	A4	A5	A6	A10	A0	A1						
Н	A7	A8	NC	NC	BA1	NC						
J	CLK	CKE	A9	BA0	CS	RAS						
K	DQM1	NC	NC	CAS	WE	DQM0						
L	VDDQ	DQ8	Vss	Vdd	DQ7	Vssq						
М	Vssq	DQ10	DQ9	DQ6	DQ5	Vddq						
N	Vssq	DQ12	DQ14	DQ1	DQ3	Vddq						
Р	DQ11	VDDQ	Vssq	VDDQ	Vssq	DQ4						
R	DQ13	DQ15	Vss	Vdd	DQ0	DQ2						

< Top View*2>



< Top View*2 >

SAMSUNG Week

K4S64323LF-XXXX

Pin Name	Pin Function
CLK	System Clock
CS	Chip Select
CKE	Clock Enable
A0 ~ A10	Address
BAo ~ BA1	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DQM ₀ ~DQM ₃	Data Input/Output Mask
DQ0 ~ 31	Data Input/Output
V _{DD} /Vss	Power Supply/Ground
Vddq/Vssq	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Тур	Max
Α	-	1.30	1.40
A ₁	0.30	0.35	0.40
E	-	11.00	
E ₁	-	6.40	
D	-	13.00	
D ₁	-	11.20	
е	-	0.80	
b	0.40	0.45	0.50
Z	-	-	0.10



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 3.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 3.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	Po	1	W
Short circuit current	los	50	mA

Notes:

 $\label{lem:permanent} \textbf{Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.}$

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 °C to 85 °C for Extended, -40 °C to 85 °C for Industrial)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd	2.3	2.5	2.7	V	
Supply voltage	VDDQ	1.65	-	2.7	V	
Input logic high voltage	Vih	0.8 x VDDQ	-	VDDQ + 0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.3	V	2
Output logic high voltage	Voн	VDDQ -0.2V	-	-	V	Iон = -0.1mA
Output logic low voltage	Vol	-	-	0.2	V	IoL = 0.1mA
Input leakage current	lu	-10	-	10	uA	3

Notes:

- 1. VIH (max) = 3.0V AC. The overshoot voltage duration is \leq 3ns.
- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input 0V ≤ VIN ≤ VDDQ.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

4. Dout is disabled, $0V \le V_{OUT} \le V_{DDQ}$.

$\textbf{CAPACITANCE} \quad \text{(VDD} = 2.5\text{V}, \, \text{TA} = 23^{\circ}\text{C}, \, \text{f} = 1\text{MHz}, \, \text{VREF} = 0.9\text{V} \pm 50 \, \text{mV})$

Pin	Symbol	Min	Max	Unit	Note
Clock	Сськ	-	4.0	pF	
RAS, CAS, WE, CS, CKE, DQM0~ DQM3	Cin	-	4.0	pF	
Address(Ao ~ A1o, BAo ~ BA1)	CADD	-	4.0	pF	
DQ0 ~ DQ31	Соит	-	6.0	pF	



DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25°C to 85°C for Extended, -40°C to 85°C for Industrial)


Parameter	Symbol	Test Condition			Vers	sion		Unit	Note
raiailletei	Symbol	rest condition		-75	-1H	-1L	-15	Oiiit	Note
Operating Current (One Bank Active)	lcc1	Burst length = 1 trc ≥ trc(min) lo = 0 mA		70	70	65	60	mA	1
Precharge Standby Current	Icc2P	CKE ≤ V _{IL} (max), tcc = 10ns			0.	.5		mΔ	
in power-down mode	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞			0.	.5		mA	
Precharge Standby Current	Icc2N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tcc = Input signals are changed one time du			1	0		mΛ	
in non power-down mode	Icc2NS	CKE ≥ VIH(min), CLK≤ VIL(max), tcc : Input signals are stable	= ∞		7	7			
Active Standby Current	ІссзР	CKE ≤ V _{IL} (max), tcc = 10ns			5	5		mΔ	
in power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞			5	5		mA mA mA mA	
Active Standby Current in non power-down mode	Icc3N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tcc = Input signals are changed one time du			2	0		mA	
(One Bank Active)	Icc3NS	CKE ≥ VIH(min), CLK≤ VIL(max), tcc : Input signals are stable	8		2	0		mA	
Operating Current	ICC4	Io = 0 mA ,Page burst		85	70	70	60	mA	1
Refresh Current	ICC5	trc ≥ trc (min)		115	110	100	80	mA	2
Self Refresh Current	Icc6	CKE ≤ 0.2V	-S(D)N/P	350			ПΑ	3	
Ocii Nellesti Oulletii	1000	ONE 2 0.2 V	-S(D)U		23	30		mA mA mA mA	4

Notes:

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.
- 3. K4S64323LF-S(D)N/P**
- 4. K4S64323LF-S(D)U**
- 5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ).

AC OPERATING TEST CONDITIONS (VDD = 2.5V ± 0.2V, TA = -25°C to 85°C for Extended, -40°C to 85°C for Industrial)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.9 x VDDQ / 0.2	V
Input timing measurement reference level	0.5 x VDDQ	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit

(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER(AC operating conditions unless otherwise noted)

Parameter		Symbol		Ver	sion		ns ns ns ns ns cLK CLK CLK CLK	Note
Farameter		Symbol	- 75	-1H	-1L	-15		Note
Row active to row active delay		trrd (min)	15	19	19	30	ns	1
RAS to CAS delay		trcd (min)	19	19	24	30	ns	1
Row precharge time		trp(min)	19	19	24	30	ns	1
Row active time		tras(min)	45	50	60	60	ns	1
Row active time		tras(max)		1	00	•	ns ns ns ns us ns CLK - CLK CLK	
Row cycle time		trc(min)	65	70	84	90	ns	1
Last data in to row precharge	arge troi				CLK	2,3		
Last data in to Active delay		tdal (min)		tRDL	-	3		
Last data in to new col. address	delay	tcol(min)			1		CLK	2
Last data in to burst stop		tBDL(min)				CLK	2	
Col. address to col. address del	ау	tccd(min)			1		CLK	4
	CAS lat	ency=3						
Number of valid output data	CAS lat	ency=2			1		ea	5
	CAS lat	ency=1		-)	1	

Notes:

- 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
- 2. Minimum delay is required to complete write.
- 3. Minimum tRDL=2CLK and tDAL(=tRDL + tRP) is required to complete both of last data wite command(tRDL) and precharge command(tRP). tRDL=1CLK can be supported only in the case under 100MHz with manual precharge mode.
- 4. All parts allow every cycle column address change.
- 5. In case of row precharge interrupt, auto precharge and read burst stop.



AC CHARACTERISTICS(AC operating conditions unless otherwise noted)

Paramete		Symbol	- 7	75	-1	Н	-1L		- 15		Unit	Note
Paramete	T	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
	CAS latency=3		7.5		9.5		9.5		15			
CLK cycle time	CAS latency=2	tcc	9.5	1000	9.5	1000	12	1000	15	1000	ns	1
	CAS latency=1		-		-		25		30			
	CAS latency=3			5.4		7		7		9		
CLK to valid output delay	CAS latency=2	tsac		7		7		8		9	ns	1,2
	CAS latency=1			-		-		20		24		
	CAS latency=3		2.5		2.5		2.5		2.5			
Output data hold time	CAS latency=2	toн	2.5		2.5		2.5		2.5		ns	2
	CAS latency=1		-		-		2.5		2.5			
CLK high pulse width		tсн	2.5		3		3		3.5		ns	3
CLK low pulse width		tcL	2.5		3		3		3.5		ns	3
Input setup time		tss	2.0		2.5		2.5		3.5		ns	3
Input hold time		tsн	1.0		1.5		1.5		2.0		ns	3
CLK to output in Low-Z	CLK to output in Low-Z		1		1		1		1		ns	2
	CAS latency=3			5.4		7		7		9		
CLK to output in Hi-Z	CAS latency=2	tsнz		7		7		8		9	ns	
	CAS latency=1			-		-		20		24		

Notes:

- 1. Parameters depend on programmed CAS latency.
- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.
 - If tr & tf is longer than 1ns, transient time compensation should be considered,
 - i.e., [(tr + tf)/2-1]ns should be added to the parameter.

Notes :

Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life
is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of
a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea
repeater use.



SIMPLIFIED TRUTH TABLE (V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Co	DMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	B A 0,1	A ₁₀ /AP	A9~A0	Note		
Register	Mode Regis	ter Set	Н	Х	L	L	L	L	Х		OP COD	E	1, 2		
	Auto Refres	h	Н	Н		L		Н	Х		Х		3		
Refresh		Entry	П	L	1 -	-	L		^	^			3		
Reflesh	Self Refresh	Exit	L	Н	L	Н	Н	Н	Х		Х		3		
		LXII	L	''	Н	Х	Х	Х	^		^	Α			
Bank Active & Rov	w Addr.		Н	Х	L	L	Н	Н	Х	V	Row A	ddress			
Read &	Auto Precha	arge Disable	Н	Х	L	Н	L	Н	Х	V	L	Column Address	4		
Column Address	Auto Precha	arge Enable	''	_ ^		''	_	''	^	V	Н				
Write &	Auto Precha	arge Disable	Н	Х	L	Н	L	L	Х	V	L Column Address		4		
Column Address	Auto Precha	arge Enable		^	L	11	L	L	^	V	Н	(A0~A7)	4, 5		
Burst Stop	_		Н	Х	L	Н	Н	L	Х		Х		6		
Precharge	Bank Select	tion	н	н	Н	Х	L	L	Н	L	Х	V	L	Х	
recharge	All Banks			^	_	_		_	^	Х	Н	Α			
Ola ali Ovana and an		Entry	н	н ь	Н	Х	Х	Х	Х						
Clock Suspend or Active Power Dow		Littiy			L	V	V	V		X					
		Exit	L	Н	Х	Х	Х	Х	Х						
		Entry	Н	L	Н	Х	Х	Х	Х						
Precharge Power	Down Mode	Littiy			L	Н	Н	Н	^		Х				
Treemarge rower	DOWN WOOL	Exit	L	Н	Н	X	Х	Х	Х		Λ				
		LXII	ı		L	V	V	V							
DQM			Н			Χ			V		Х		7		
No Operation Cor	mmand		Н	V	Х	Н	Х	Х	Х	Х		Х			
The Operation Col	imana		''	^	L	Н	Н	Н] ^		^				

Note:

1. OP Code: Operand Code

Ao ~ A10 & BAo ~ BA1: Program keys. (@MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are the same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA₀ ~ BA₁ : Bank select addresses.

If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.

If BA $_0$ is "High" and BA $_1$ is "Low" at read, write, row active and precharge, bank C is selected.

If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A $_{10}$ /AP is "High" at row precharge, BA $_{0}$ and BA $_{1}$ are ignored and all banks are selected.

During burst read or write with auto precharge, new read/write command can not be issued.Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).

